

1702AL, 1702AL-2

2K (256 x 8) UV ERASABLE LOW POWER PROM

Part No.	MAXIMUM ACCESS (µs)	tovgg (µs)		
1702AL	1.0	0.4		
1702AL-2	0.65	0.3		


- Clocked Vgg Mode for Low Power Dissipation
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed* Programmable: 100% Factory Tested
- Inputs and Outputs DTL and TTL Compatible
- Three-State Output: OR-tie Capability

The 1702AL is a 256 word by 8 bit electrically programmable ROM and is the same chip as the industry standard 1702A. The programming and erasing specifications are identical to the 1702A. The 1702AL operates with the V_{GG} clocked to reduce the power dissipation.

Initially all 2048 bits of the 1702AL are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit location. The 1702AL is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702AL to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device

The 1702AL is fabricated with silicon gate technology. This low threshold technology allows the design and production of high performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

^{*}Intel's liability shall be limited to replacing any unit which fails to program as desired.



PIN CONNECTIONS

The external lead connections to the 1702AL differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. The programming voltages and timing are shown in the Data Catalog ROM and PROM Programming Instructions section.

PIN	12 (V _{CC})	13 (Program)	14 (CS)	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})	24 (V _{DD})
Read	Vcc	V _{CC}	GND	V _{CC}	Clocked V _{GG}	V _{CC}	V _{CC}	V_{DD}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG}	GND	GND	Pulsed V _{DD}

Absolute Maximum Ratings*

Ambient Temperature Under Bias10°C to +80°C	С
Storage Temperature65°C to +125°C	С
Soldering Temperature of Leads (10 sec) +300°C	С
Power Dissipation 2 Watt	ts
Read Operation: Input Voltages and Supply	
Voltages with respect to V _{CC} +0.5V to -20V	V
Program Operation: Input Voltages and Supply	
Voltages with respect to V _{CC}	٧

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.


D.C. and Operating Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, $V_{GG}[1] = -9V \pm 5\%$, READ OPERATION


		1	1702AL Lin	nits	1	702AL-2 Li	mits		
Symbol	Test	Min.	Тур.[2]	Max.	Min.	Typ.[2]	Max.	Unit	Conditions
ILI	Address and Chip Select Input Load Current			1			1	μΑ	V _{IN} = 0.0V
^I LO	Output Leakage Current			1			1	μA	V _{OUT} = 0.0V, CS = V _{CC} -2
IDDO1 ^[1]	Power Supply Current		7	10	i	7	10	mA	TA=25°C CS=VIH, VGG=VCC,
I _{DDO2}	Power Supply Current			15			15	mA	TA=0°C IOL=0.0mA
I _{DD1} [1]	Power Supply Current		35	50		35	50	mA	$\overline{CS} = V_{CC} - 2$, $I_{OL} = 0.0 \text{mA}$, $I_{A} = 25^{\circ}\text{C}$, Continuous
I _{DD2}	Power Supply Current		32	46		32	46	mA	$\overline{CS} = 0.0V$, $I_{OL} = 0.0mA$, $I_{A} = 25^{\circ}C$, Continuous
I _{DD3}	Power Supply Current		38	60		38	60	mA	$\overline{CS} = V_{CC} - 2$, $I_{OL} = 0.0$ mA, $T_A = 0^{\circ}$ C, Continuous
I _{CF1}	Output Clamp Current		8	14		5.5	8	mA	$V_{OUT} = -1.0V$, $T_A = 0^{\circ}C$, Continuous
I _{CF2}	Output Clamp Current		7	13		5	7	mA	$V_{OUT} = -1.0V$, $T_A = 25^{\circ}C$, Continuous
I _{GG}	Gate Supply Current			1	-		1	μA	
VILT	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	٧	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} -6	V _{DD}		V _{CC} -6	٧	
VIH	Address and Chip Select Input High Voltage	V _{CC} -2		V _{CC} +0.3	V _{CC} -2		V _{CC} +0.3	٧	
loL	Output Sink Current	1.6	4		1.6	4		mA	V _{OUT} = 0.45V
loh	Output Source Current	-2.0			-2.0			mA	V _{OUT} = 0.0V
V _{OL}	Output Low Voltage		-3	0.45		-3	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5	4.5		3.5	4.5		٧	I _{OH} = -200μA


NOTES: 1. The 1702AL is operated with the VGG clocked to obtain low power dissipation. The average IDD will vary between IDD0 and IDD1 (at 25°C) depending on the V_{GG} duty cycle (see curve opposite). 2. Typical values are at nominal voltage and T_A = 25°C.

TYPICAL CHARACTERISTICS

AVERAGE CURRENT VS. DUTY CYCLE FOR CLOCKED VGG







A.C. CHARACTERISTICS TA = 0°C to +70°C, VCC = +5V ±5%, VDD = -9V ±5% unless otherwise noted

Symbol	Test	1702AŁ Limits Min. Max.	1702AL-2 Limits Min. Max.		Unit	
Freq.	Repetition Rate	1		1.6	MHz	
tACC	Address to output delay	1		0.65	μs	
t _{DVGG}	Clocked V _{GG} set up	0.4	0.3		μs	
tcs	Chip select delay	0.1		0.3	μs	
t _{CO}	Output delay from CS	0.9		0.35	μs	
t _{OD}	Output deselect	0.3		0.3	μs	
toнс	Data out hold in clocked V _{GG} mode	5		5	μs	

CAPACITANCE TA = 25°C

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance	8	15	pF	$\frac{V_{1N} = V_{CC}}{\overline{CS} = V_{CC}}$ All unused pins
C _{OUT}	Output Capacitance	10	15	pF	$\overline{CS} = V_{CC}$ unused pins $V_{OUT} = V_{CC}$ are at A,C.
C _{VGG}	V _{GG} Capacitance (Note 1)		30	pF	$V_{GG} = V_{CC}$ ground

^{*}This parameter is periodically sampled and is not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test:

Input pulse amplitudes: 0 to 4V; t_R, t_F ≤50 ns

Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \le 15$ ns), $C_L = 15pF$

A. READ OPERATION



B. DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION

